

FIG. 1A





FIG. 1B






FIG. 2A





FIG. 3






FIG. 4




FIG. 5A





FIG. 5B




FIG. 6




FIG. 7

REFERENCE CLOCK SIGNAL FREQUENCY RANGE	PROGRAMMABLE REGISTER BIT VALUES	DELAY ELEMENT	DELAY VALUE
200 MHZ	0 0 0 0	$D_2^{n-1}$	3ns
250 MHZ	0 0 0 1	$D_2^{n-2}$	2ns
333 MHZ	0 0 1 0	$D_2^{n-3}$	1ns
• • •	• • •	• • •	• • •
400 MHZ	1 1 1 1	—	0ns

FIG. 8




FIG. 9